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Computing beyond 
Moore’s Law
John M. Shalf, Lawrence Berkeley National Laboratory
Robert Leland, Sandia National Laboratories
Photolithography systems are on pace to reach atomic scale 
by the mid-2020s, necessitating alternatives to continue 
realizing faster, more predictable, and cheaper computing 
performance. If the end of Moore’s law is real, a research 
agenda is needed to assess the viability of novel semiconductor 
technologies and navigate the ensuing challenges.
In 1965, Gordon Moore famously observed that the number of components on an integrated circuit (IC) had doubled every year on average since the intro-duction of this technology in 1959.1 He predicted that 
this trend, driven by economic considerations of cost and 
yield, would continue for at least a decade, although later 
the integration pace was moderated to doubling approx-
imately every 18 months. He also noted that “shrinking 
the dimensions on an integrated structure makes it pos-
sible to operate the structure at higher speed for the same 
power per unit area”—an innovation that Robert Dennard 
of IBM formalized nearly a decade later as Dennard scal-
ing, the ability to reduce device operating voltages and 
scale clock frequencies exponentially each generation.2
This mutually reinforcing scaling of feature size, fre-
quency, and power meant that chip functionality would 
improve exponentially with time at a roughly constant 
cost per generation, and Moore predicted this improve-
ment, in turn, would lead to a cornucopia of societal 
benefits that would flow from semiconductor microelec-
tronics technology. The serendipitous scaling effects 
Moore predicted did indeed persist, lasting 40 years lon-
ger than he predicted. However, Dennard scaling came 
to an end in 2004, which led to a power-efficiency crisis 
for CMOS logic and which poses an even more funda-
mental challenge for traditional technology scaling in 
the mid-2020s.
Within that decade, the magical growth process 
Moore described will come to an end as 2D lithography 
capability approaches the atomic realm. The end of con-
ventional scaling will impact all computing technolo-
gies that depend on improvements in cost, energy effi-
ciency, and storage capacity—from large-scale systems 
to the smallest consumer electronic devices. 
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The limits of existing semiconduc-
tor microelectronic technology at the 
device level and their impact at the 
system level demand a successor tech-
nology to the currently ubiquitous 
CMOS logic. There is not yet an obvious 
successor, but we see three basic paths 
to obtaining one, shown in Figure 1: 
create new devices, build new archi-
tectures with or without new devices, 
and develop new computational par-
adigms. We expect to see substantial 
exploration and innovation in each of 
these areas. New computation models 
will likely depart from digital comput-
ing and expand into new areas, where 
former technology paradigms are less 
suitable. New architectures and pack-
aging will resourcefully arrange exist-
ing building blocks, improving perfor-
mance irrespective of the underlying 
technology. Finally, new materials and 
transistors will enhance performance 
by creating more efficient underlying 
logic devices.
In the near term, emphasis will 
likely be on developing CMOS-based 
devices that extend into the third, or 
vertical, dimension and on improving 
materials technology. These efforts 
will likely coevolve with new archi-
tectural approaches that better tailor 
computing capability to specific prob-
lems, driven principally by large eco-
nomic forces associated with the $4 
trillion-per-year global IT market. 
In the longer term, we expect a tran-
sition toward new device classes and 
the emergence of practical systems 
based on novel computing approaches. 
To effectively meet societal needs 
and expectations in a broad con-
text, these new devices and comput-
ing paradigms must be economically 
manufacturable at scale and provide 
an exponential improvement path. 
Such requirements could necessitate 
a substantial technological shift anal-
ogous to the transition from vacuum 
tubes to semiconductors. 
This transition will require not 
years, but decades, of effort, so 
whether the semiconductor roadmap 
has 10 or 20 years of remaining vital-
ity, researchers must begin now to lay 
a strategic foundation for change. 
IS IT REALLY THE END?
Far from a physical law, Moore’s obser-
vation is an economic theory driven 
by technology scaling—constantly 
improving the photolithography pro-
cesses that shrink on-chip compo-
nent size. For the past 50 years (as of 
2015), multiple assaults on conven-
tional technology scaling for digital 
electronics have challenged Moore’s 
observations about performance 
improvement. As the sidebar “Moore’s 
Law Resilience” describes, despite 
the limitations of numerous under-
lying physical mechanisms, new 
approaches have materialized to con-
tinue Moore’s scaling. One researcher 
famously quipped, “I predict Moore’s 
law will never end—that way, I will 
only be wrong once!” 
Why then should things be differ-
ent this time?
Limits of 2D lithography
If technology scaling is indeed the 
underlying driver of progress, 2D sili-
con photolithography is central to that 
progress, and there is much concern 
that 2D scaling of photolithography 
will approach fundamental limits by 
the end of 2020. Moreover, there is no 
obvious successor technology. A sili-
con atom is approximately half a nano-
meter (nm) in diameter in semicon-
ductor material. At the current rate of 
improvement, photolithography sys-
tems will be able to use 5-nm technol-
ogy to create transistor features on the 
scale of handfuls of atoms by 2022 to 
2024.3 
This feature size corresponds to a 
dozen or fewer silicon atoms across 
critical device features, which means 
that the technology will be a practical 
limit for controlling charge in a classi-
cal sense. To go further would require 
engineering these devices in a regime 
in which quantum-mechanical effects 
will dominate, such as tunneling elec-
trons through the gate oxide, which 
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FIGURE 1. Technology scaling options along three dimensions. The graph’s origin rep-
resents current general-purpose CMOS technology, from which scaling must continue. All 
the dimensions, which are not mutually exclusive, aim to squeeze out more computing 
performance. PETs: piezo-electric transistors, TFETs: tunneling field-effect transistors; 
NTV: near-threshold voltage.
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risks current leakage and increased 
energy loss. Although it is feasible to 
reach 3 to 5 nm by 2022 with extreme 
ultraviolet (EUV) technology, the 
adoption rate of smaller feature sizes is 
driven more by economics and return 
on investment through performance 
improvements than by technological 
feasibility. The rapidly increasing cost 
of lithography methods could make 
the production of smaller feature sizes 
economically impractical.
In this sense, the end of Moore’s law 
is really the end of useful 2D lithogra-
phy scaling. Constraints imposed by 
fundamental device physics and the 
increased manufacturing costs of pro-
ducing smaller transistors are loom-
ing limits. We are not certain which 
limit will ultimately end Moore’s law, 
but clearly further improvements in 
planar circuit density will become 
implausible because of one of these, 
and computing capability will no lon-
ger be able to scale through the basic 
approach that has worked so well for 
so long.
Data-movement energy cost
The end of Moore’s law will affect all 
devices—both processing and stor-
age—that depend on shrinking fea-
ture size to make progress.4 Increasing 
circuit or storage density will require 
a technology that supports signal 
gain and reduces the energy that data 
movement consumes. The intrinsic 
resistance of interconnect material 
will limit any solution involving elec-
trons. The principal problem is that, 
because the metal used to conduct 
the electrons representing the bit has 
resistance and capacitance, the energy 
consumed to transmit a bit is propor-
tional to the distance it must travel.5 
Copper is as good a conductor as can 
be expected for a common material at 
room temperature. Regardless, data 
movement will still dominate energy 
losses and restrict the ability to build 
the circuit out vertically, moving it 
from 2D to 3D.
NEW COMPUTING MODELS
The end of Moore’s law will pose pack-
aging and performance challenges 
for all manner of consumer electronic 
devices that depend on improvements 
in cost and energy efficiency to squeeze 
more functionality out of a device with 
a limited battery capacity or power 
supply. The ability to make a smart-
phone smarter will be compromised if 
the industry cannot pack more func-
tionality into less space. 
The deeper issue is the threat to 
the US computing industry’s growth. 
Moore’s law scaling turned computing 
into a pervasive consumer technology 
that has become increasingly more 
powerful within a market that has 
grown exponentially. An end to that 
scaling could slow the pace of product 
improvements, which could have a sig-
nificant negative economic impact. 
These challenges are prompting 
researchers to take a broader view of 
what constitutes computation. An Ini-
tial Look at Alternative Computing Tech-
nologies for the Intelligence Community, 
a recent report commissioned by the 
Intelligence Advanced Research Proj-
ects Activity (IARPA), proposes looking 
at four basic computational models:6
 › classical digital computing 
(CDC), which includes all the 
binary digital electronics that 
form the basis for the comput-
ing and consumer electronics 
industries; 
 › analog computing (AC), which 
includes nonbinary devices 
MOORE’S LAW RESILIENCE
A brief history of threats to Moore’s law and the computing community’s responses gives a flavor of this theory’s staying 
power. In the 1980s, scaling the power density of bipolar tran-
sistor logic (the basis for most digital logic) became impractical. 
The inability to continue to scale bipolar logic led to a wholesale 
transition to more eﬃcient CMOS logic technology, which enabled 
another two decades of technology scaling. 
In 2004, Dennard scaling began to fail, and the computing in-
dustry was again in a power density crisis much like the bipolar cri-
sis. Computer architects responded to the lack of clock-frequency 
growth per processing core with multicore technology—expo-
nentially scaling the number of per-chip cores—which enabled 
technology scaling into 2014.
In 2015, the energy eﬃciency of logic gates continues to scale, 
albeit more slowly, but the data-carrying capacity and eﬃciency of 
wire are not improving at the same pace. Moving from the current 
computation-centric paradigm to data-centric programming could 
forestall this trend, but could also be a shift that Moore’s law might 
not withstand. On the other hand, Moore’s law is not a physical 
law, but an economic theory that describes a powerful market 
force. If a path exists to continued computing technology improve-
ments, Moore’s law will be the motivation to find it. 
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that implement computa-
tion through direct physical 
principles;
 › neuro-inspired computing (NC), 
which includes devices based on 
the principles of brain operation 
and general neuronal computa-
tion; and 
 › quantum computing (QC), which 
could in theory be used to solve 
some problems with combina-
torial complexity through the 
selection of a desired state from 
a superposition of all possible 
answers to a problem.
The authors also underline the 
importance of distinguishing between 
new paradigms for computation and 
new technological implementations 
of existing paradigms, making several 
key observations. One is that AC can 
be simpler than some digital approxi-
mation, but does not lend itself to gen-
eral-purpose computing because the 
device is specialized for computation. 
The computational precision is prob-
lematic to maintain and can be sensi-
tive to its environment.
Another observation is that digital 
computers are good at deterministic/
algorithmic calculation, but poor at 
simple reasoning and recognition. NC 
devices have proven inherently resil-
ient and very good at problems that 
CDC is not. Many unexplored oppor-
tunities exist for such computational 
models, but much is still not under-
stood about how the brain actually 
computes.
Finally, the authors note that quan-
tum information processing theoreti-
cally could enable the efficient solution 
of some combinatorial and NP-hard 
problems (problems not solvable in 
polynomial time using digital compu-
tation) or could be used to simulate the 
electronic state of complex molecules, 
as Richard Feynman proposed. How-
ever, QC is not a suitable replacement 
for CDC in domains where CDC excels.
These technology options create 
the possibility of approaches that go 
well beyond what CMOS and digital 
electronics technologies have tradi-
tionally performed effectively. How-
ever, we do not believe that they are 
suitable as replacements for digital 
electronics in tasks that digital com-
puting already performs well. For that 
reason, we choose to focus on new 
technological implementations of the 
CDC model because we view it as the 
most immediately relevant to a broad 
set of societal concerns associated 
with the end of Moore’s law. 
EVALUATING  
CDC CANDIDATES
In the past, a competitor to CMOS or 
CDC would need to keep pace with a 
relentless improvement schedule in 
which CMOS technology doubled its 
performance every 18 months or so 
and leveraged tremendous economies 
of scale. This combination proved 
unbeatable except in relatively narrow 
niches. With the end of CMOS technol-
ogy scaling, these competitive con-
ditions have changed. A come-from-
behind competitor to CMOS is not yet 
apparent, but metrics are in place to 
assess the fitness of potential CMOS 
replacements. Shekhar Borkar of Intel 
has developed three metrics—gain, 
signal-to-noise immunity, and scal-
ability7—to which we have added a 
fourth—scalable manufacturability:
 › gain—the energy required to 
switch the device state from 
on to off must be less than the 
energy the device controls;
 › signal-to-noise immunity—the 
signal must be far enough above 
the background noise level to 
enable detection;
 › scalability—the technology must 
allow density increases and cor-
responding energy reductions as 
it improves; and
 › scalable manufacturability—the 
technology must be producible 
with a process capable of indus-
trial-scale implementation.
Although we did not assess poten-
tial post-CMOS technologies in detail, 
we used these four metrics and IAR-
PA’s criteria of timescale, complex-
ity, risk and opportunity to evaluate 
their merit. The results are shown in 
Table 1.
The list of options in the table is 
by no means comprehensive, but is 
meant as a glimpse of those most 
commonly debated in and outside the 
literature. No option is clearly supe-
rior in all respects, so we believe that 
one or more of them will reach main-
stream use through integration with 
conventional silicon and CMOS plat-
forms. Indeed, chip stacking is already 
enabling the stacking of photonics 
technology directly on conventional 
silicon logic and memory circuits.
Packaging and computer archi-
tecture do not require fundamen-
tally new materials and underly-
ing process technology, which can 
extend the same underlying silicon/
CMOS technology. New devices, on 
the other hand, require fundamen-
tally new materials and even new 
data and computational representa-
tions—a far deeper and less predict-
able revision of the digital computing 
paradigm.
Table 1. Summary of technol-
ogy options for extending digital 
electronics.
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ARCHITECTURE AND 
SOFTWARE ADVANCES
Architectural schemes to extend dig-
ital computing aim to better manage 
energy, decrease power consumption, 
lower overall chip cost, and improve 
error detection and response. 
Energy management 
Current energy-management tech-
nologies are ubiquitous and typically 
coarse grained. Dynamic voltage and 
frequency scaling (DVFS) and thermal 
throttling lower both clock frequen-
cies and voltages when computing 
demands do not require peak per-
formance. Coarse-grained DVFS can 
save significant power in current con-
sumer electronics devices, which are 
mostly idle. However, it only margin-
ally benefits devices that operate near 
100 percent utilization. Finer-grained 
power management might provide 
additional potential to recover energy, 
enabling faster transitions between 
power states by having the software 
direct state changes.
Circuit design 
Studies have demonstrated approaches 
that enable wires to operate at a lower 
voltage for long-haul connections and 
then reamplify efficiently at the end-
points, although with some loss from 
reamplification. A recent NVIDIA 
paper estimated an opportunity for 
two to three times improvement using 
such advanced circuit design tech-
niques with current technologies.8
A more aggressive path to perfor-
mance enhancement is clockless (or 
domino logic) design. Clock distribu-
tion consumes a large fraction of sys-
tem power, and constricts a circuit 
to the operation speed of its slowest 
component. Practical and effective 
clockless designs have proven elu-
sive, but recent examples show that 
this approach could be a viable way 
to lower dynamic power consump-
tion for both neuromorphic and digi-
tal applications.9
System-on-chip (SoC) 
specialization
The core precept of SoC technology is 
that chip cost is dominated by com-
ponent design and verification costs. 
Therefore, tailoring chips to include 
only the circuit components of value to 
the application is more economically 
efficient than designing one chip that 
serves a broad application range—the 
current commodity design practice. 
This tailoring strategy is common 
practice for cell-phone chips, such as 
TABLE 1. Summary of techology options for extending digital electronics.
Improvement Class Technology Timescale Complexity Risk Opportunity
Architecture and 
software advances
Advanced energy management Near-Term Medium Low Low
Advanced circuit design Near-Term High Low Medium
System-on-chip specialization Near-Term Low Low Medium
Logic specialization/dark silicon Mid-Term High High High
Near threshold voltage (NTV) operation Near-Term Medium High High
3D integration and 
packaging
Chip stacking in 3D using thru-silicon vias (TSVs) Near-Term Medium Low Medium
Metal layers Mid-Term Medium Medium Medium
Active layers (epitaxial or other) Mid-Term High Medium High
Resistance reduction Superconductors Far-Term High Medium High
Crystaline metals Far-Term Unknown Low Medium
Millivolt switches (a 
better transistor)
Tunnel field-effect transistors (TFETs) Mid-Term Medium Medium High
Heterogeneous semiconductors/strained silicon Mid-Term Medium Medium Medium
Carbon nanotubes and graphene Far-Term High High High
Piezo-electric transistors (PFETs) Far-Term High High High
Beyond transistors 
(new logic 
paradigms)
Spintronics Far-Term Medium High High
Topological insulators Far-Term Medium High High
Nanophotonics Near/Far-Term Medium Medium High
Biological and chemical computing Far-Term High High High
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that in the Apple iPhone, which com-
bines commodity embedded proces-
sor cores in a specialized SoC design, 
but is only just being applied in server 
and high-performance computing 
(HPC) chips.
Logic specialization
Field-programmable gate arrays 
(FPGAs) and reconfigurable comput-
ing hold promise for improving per-
formance by creating tailored circuits 
for each problem, but they are not effi-
cient to implement. In a typical FPGA 
implementation, most of the available 
reconfigurable wires remain unused to 
maximize the use of lookup tables.10 A 
custom application-specific integrated 
circuit (ASIC) design improves perfor-
mance by 10 times over the FPGA design 
of the same circuit because the ASIC 
design eliminates redundant wiring. 
Unfortunately, tailoring in either 
case requires substantial hardware 
design expertise, and circuit design in 
general is much more expensive than 
software design. Possibly, the eco-
nomic disincentive of designing and 
verifying custom circuits will be over-
come by the reality of having no per-
formance scaling at all. 
The most extreme proposals for 
customizing logic are intended for 
use in dark silicon—areas on the ASIC 
that remain turned off when not in 
use. The idea is to trade off increased 
ASIC surface area for more efficient 
specialized circuits with the aim of 
having performance gains offset the 
cost of extra area. By turning off spe-
cialized circuits that are not required, 
this approach is energy neutral (in 
the sense that it increases perfor-
mance without increasing power 
consumption), and it is already being 
used in some specialized consumer 
electronics applications. However, its 
utility in general-purpose computa-
tion is unproven. 
Near-threshold voltage operation
The mainstream computing commu-
nity has traditionally shunned further 
reductions in device voltage because 
such measures would reduce transis-
tors’ signal-to-noise immunity and 
subject circuits to wider statistical 
performance variation. Both effects 
would result in the unreliable perfor-
mance of individual circuits and pres-
ent daunting problems to software and 
hardware development.
From a software standpoint, conven-
tional bulk-synchronous approaches 
to scaling parallel computing perfor-
mance would become untenable, forc-
ing a move to entirely asynchronous 
software-execution models and a cor-
responding reformulation of algo-
rithms and infrastructure. Applica-
tions and algorithm developers would 
need to substantially rewrite software 
to accommodate this unpredictable 
performance heterogeneity. 
In hardware, increased unreliabil-
ity would require more pervasive error 
detection and corresponding software 
infrastructure to respond—the cost 
of this is unknown. Clock frequencies 
would be substantially lower, putting 
more pressure on parallelism to gain 
performance improvements, already a 
daunting software burden. 
Near-threshold voltage (NTV) cir-
cuit operation provides the oppor-
tunity to reduce operating voltages 
and hence increase device energy 
efficiency (along with its usable per-
formance and scalability) by an order 
of magnitude. NTV is still an active 
research focus, with efforts to deter-
mine whether the software challenges 
posed by reliability, performance het-
erogeneity, and increased parallelism 
will detract from raw potential perfor-
mance improvement.11
3D INTEGRATION  
AND PACKAGING
3D integration and packaging has 
been used successfully in mainstream 
devices to increase logic density and 
reduce data-movement distances. 
Most memory devices involve some 
form of chip stacking, which will be 
critical in increasing the density of 
future devices.
The primary challenges to scaling 
3D lithographic layering are improv-
ing defect tolerance and managing the 
thermal densities and intrinsic resis-
tance. Stacking cool technologies such 
as emerging nonvolatile memory cells 
(magnetoresistive RAM, memristors, 
and so on) provides substantial oppor-
tunity for deeper lithographic layering 
and potentially a few orders of mag-
nitude improvement in component 
density in terms of both increased 
functionality and memory capacity. 
Although 3D stacking will substan-
tially reduce data-movement require-
ments—a major contributor to ther-
mal density—it is unclear how much 
additional room it affords for deeply 
stacking logic layers. 
3D memory technologies will pave 
the way to 3D integration. Technolo-
gies that reduce operating voltages for 
digital circuits (a development effort 
that has been stalled since 2004), could 
provide further room to build circuits 
out vertically.
Stacking with through-silicon vias 
In this approach, holes are drilled 
through silicon chips to provide elec-
trical connections between the stacked 
layers. Chip stacks of up to eight layers 
are already available, and engineer-
ing costs are lower relative to adding 
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layers lithographically or through 
epitaxial deposition. Through-silicon 
vias (TSVs) offer much higher band-
width and energy efficiency than con-
ventional chip packages, such as ball 
grid arrays and other pin packages. 
However, relative to adding chip lay-
ers with photolithography, TSVs do not 
offer as much bandwidth, efficiency, 
and connectivity between layers.
Metal layers 
CMOS has traditionally been built 
out in 2D planar form with modest 
improvements in 3D. Modern chips 
have up to 11 metal layers. The number 
of metal layers could be improved, but 
these provide additional connectiv-
ity among components only on the 2D 
surface.
Epitaxial deposition 
Lithographic layering yields only the 
bottom silicon layer, which is still 2D 
planar. More active transistors require 
adding layers of semiconductor mate-
rial on top of each other. Epitaxial 
deposition meets that requirement 
through a chemical, molecular beam or 
vapor deposition process. Challenges 
remain in depositing high-quality, 
single-crystal active layers, but there 
is substantial progress in studying 
approaches that go beyond standard 
silicon, such as those that use pro-
cesses other than epitaxial deposition 
to directly transfer very thin layers of 
bulk crystalline material.
RESISTANCE REDUCTION
Most ICs use a copper-based intercon-
nect to reduce resistance because cop-
per is a particularly good conductor, 
and at room temperature few options 
are capable of lower electrical resis-
tance. Two alternatives are supercon-
ductors and crystalline metals.
Superconductors 
Superconducting could be a way to 
advance HPC system performance, but 
it will force a departure from the main-
stream because cooling is not likely 
to be practical for consumer devices. 
Even cuprate-based high-tempera-
ture superconductors have imprac-
tical cooling and magnetic shielding 
requirements for such devices. The 
viability of cryogenically cooled elec-
tronics in standard phones or laptops 
is doubtful. 
Using cryogenically cooled elec-
tronics to extend HPC performance is 
technically feasible, but would entail 
a departure from the traditional 
leveraging of commodity component 
technology. There could be severe 
repercussions for the US in HPC com-
petitiveness and system affordability, 
which critically depend on that lever-
aging ability.
Crystalline metals
Although copper is an excellent con-
ductor, in a typical polycrystalline 
configuration, electrons still scatter 
off the boundaries between neigh-
boring crystalline grains. Metal lay-
ers’ conductivity could be improved 
by as much as five times by creating 
larger grain sizes. Techniques to cre-
ate larger crystal grains in a scalable 
chip-manufacturing process are still 
not well understood or perhaps are not 
being shared because of proprietary 
concerns. 
MILLIVOLT SWITCHES
Millivolt switches are essentially 
transistors that can operate at much 
lower voltages. Many 3D stacking 
approaches eventually fail to scale 
because stacking energy-intensive 
logic layers creates energy-density lim-
its. Any future electronic system will 
need material that reduces switching 
power for the logic and resistive losses 
from information transfer within each 
constituent logic layer. Examples of 
structures and materials that might 
improve device performance are tun-
neling field-effect transistors (TFETs), 
heterogeneous semiconductors, car-
bon nanotubes and graphene, and 
piezo-electric transducers (PETs).
Tunneling field-effect transistors
With conventional FETs, device perfor-
mance is limited by the voltage swing 
required to turn them completely on or 
off (gain). A TFET uses a channel mate-
rial that modulates the quantum tun-
neling effect, rather than the classical 
metal-oxide semiconductor (MOS) FET 
modulation of thermionic emission, 
which creates a switch that is more 
sensitive to gate voltage when turning 
on or off and can thus operate at a lower 
voltage. Because the device’s power 
dissipation is proportional to voltage 
squared, there is substantial opportu-
nity to improve energy efficiency. 
Different materials systems are 
being investigated, but thermal sensi-
tivity, speed, obstacles to reliable man-
ufacturability, and other scalability 
issues challenge current devices. With-
out lithography improvements, suc-
cessful development of TFET devices 
could enable one or two additional gen-
erations of improvement in technology 
performance scaling, but it will take a 
decade to translate laboratory advances 
to mainstream mass production. 
Other technologies involve new 
gate designs to improve transistor sen-
sitivity, such as ferroelectric gate FETs. 
All have similar challenges in man-
ufacturing, and offer similar oppor-
tunities to extend technology energy 
efficiency (and hence performance) 
through lower operating voltages. 
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Heterogeneous semiconductors
Silicon has become the primary semi-
conductor material for ICs because of 
its favorable chemical properties and 
physical robustness. Semiconductors 
formed from III-V materials (so named 
for their source in columns 3 and 5 of 
the periodic table), such as gallium 
arsenide (GaAs), provide much higher 
performance, but are more suscep-
tible to cracking from low-quality 
oxides and consequently require more 
involved chemical processing. These 
manufacturability problems have 
kept III-V materials on the margins of 
mainstream digital electronics. 
Recent dramatic improvements in 
the ability to integrate islands of III-V 
materials into bulk silicon substrates 
address these problems by enabling a 
marriage of silicon’s manufacturing, 
chemical, and electrical benefits to 
the performance benefits of embed-
ded III-V materials. Heterogeneity is 
achieved through silicon straining, a 
process that alters the silicon substrate 
so that its atomic spacing aligns with 
that of the III-V material and dopes the 
III-V materials with additional impuri-
ties so that the atomic spacing aligns 
with that of silicon when it is vapor-de-
posited onto the silicon substrate. 
Alternatively, the silicon can be depos-
ited on top of a substrate material with 
slightly larger lattice spacing, such as 
silicon germanium (SiGe). The atomic 
bonding between the layers stretches 
out the silicon lattice and can substan-
tially improve charge-carrier mobility 
through the silicon. 
Challenges in this area are due 
mostly to the cost and complexity 
of producing crystollagraphically 
perfect structures in a manner that 
integrates into a scaled up produc-
tion lithography process.  However, 
recent advances in ultra high vacuum 
chemical vapor deposition (UHV-
CVD), molecular beam epitaxy (MBE) 
and other epitaxial growth techniques 
have made reliable large-scale produc-
tion more practical. Strained silicon 
is a novel processing approach that, 
although promising, is still finding its 
way into mainstream lithography pro-
cesses, and heterogeneous semicon-
ductors face obstacles stemming from 
the required materials. For example, 
gallium arsenide suffers from unbal-
anced P- and N-gate performance, 
which in turn affects its efficiency 
in CMOS devices. Combining sili-
con using epitaxial deposition could 
solve some of these problems and pro-
vide an order-of-magnitude improve-
ment in some device functions. How-
ever, to date, many III-V materials 
are not candidates for an exact CMOS 
replacement.
Carbon nanotubes and graphene
The band gap of carbon nanotubes is 
much smaller than that of silicon, a 
characteristic that translates to less 
energy in operating carbon nano-
tube–based devices. These devices also 
present lower resistance to electron 
movement, which increases noise sus-
ceptibility. Experiments have shown 
that transistors based on carbon nano-
tubes can deliver higher current den-
sities than silicon-based devices,12 
which in principle would enable them 
to operate at much higher switch-
ing rates and energy efficiency. Other 
studies show that nanotube devices 
have gain- (steeper subthreshold slope) 
and noise-rejection properties that can 
compete with those of classical semi-
conductors for individual devices.13
Despite these favorable properties, 
mundane issues like contact resis-
tance are stalling progress in car-
bon nanotubes, and gate dielectric 
materials have yet to be fully engi-
neered and optimized for nanotubes. 
Furthermore, nanotube diameter and 
band-gap distribution leads to prob-
lematic device variation, making 
high-purity nanotubes with uniform 
diameter hard to manufacture. The 
primary challenge for nanotubes lies 
in finding a scalable manufacturing 
process, as current devices require 
precise tube placement to form tran-
sistors and circuits. Although recent 
advances in self-assembly processes 
for nanotube-based circuits have been 
significant,14 a competitive, commer-
cially scalable process is still a long 
way off.
Graphene is a planar matrix of car-
bon atoms with no band gap, mak-
ing it unsuitable for digital switches 
that turn off and have very low cur-
rent leakage. One way around this is 
to fashion graphene into very nar-
row ribbons, as graphene rolled into 
a perfectly smooth tube is in effect 
a nanotube. 
The challenge is to manufacture 
uniformly wide graphene nanorib-
bons with atomically smooth edges, 
and generally, graphene nanoribbons 
are less well developed than nano-
tubes. However, breakthrough syn-
thesis techniques are emerging that 
might more efficiently and econom-
ically produce pure, uniform ribbon 
width than the techniques used to 
produce nanotubes. In addition to 
graphene, there has been rapid devel-
opment of other 2D materials systems 
such as molybdenum disulfide (MoS2) 
and phosphorene.15
Piezo-electric transistors
Piezo-electric transistors (PETs) use 
the piezo-electric effect, in which 
an electric field induces mechanical 
stress by changing material size. The 
40 C O M P U T E R    W W W . C O M P U T E R . O R G / C O M P U T E R
REBOOTING COMPUTING
most common use of PETs has been in 
micromechanical systems and force 
sensors, but if such piezo materials 
can be successfully miniaturized, the 
technology could also be used to form 
an extremely fast (multi-gigahertz) 
microscale electronic relay.16 This 
strategy is one of many micromechan-
ical approaches to developing high-
er-performance switches.
BEYOND TRANSISTORS:  
NEW LOGIC PARADIGMS
The devices and techniques described 
so far aim to improve device perfor-
mance with familiar digital comput-
ing architectures and computational 
models. However, technologies are 
being proposed that are more than just 
better transistors; they change how 
bits are stored and transformed. These 
radical performance-enhancement 
paths represent new logic paradigms, 
including spintronics, topological 
insulators, nanophotonics, and biolog-
ical and chemical computing.
Spintronics
Computation on information and its 
communication through the manip-
ulation of magnetic domains takes 
less energy than moving electrons to 
such a degree that it is nearly incon-
sequential to overall power consump-
tion. Kevin Cummings of SEMATECH, 
a global consortium of semiconduc-
tor device, equipment and materials 
manufacturers, stated in an email to 
us that spin materials could benefit 
technologies aiming to provide dual 
functionality (logic and memory) as 
well as new circuit designs, such as 
static RAM. 
For applications involving memory 
technologies, there is little impact on 
standard paradigms for computation, 
but broader use of spintronic devices 
as general-purpose computing appli-
cations (fully replacing CMOS) would 
require an adiabatic or a reversible 
computing model. Such models can 
be highly restrictive and would fun-
damentally disrupt the current digital 
computing model.
Topological insulators
Topological insulators confine energy 
to a 2D space. Relative to conven-
tional wires, these confined energy 
states can provide more efficient 
(higher noise margin) information 
transport and storage, but the proper 
approach to implementing logic is 
uncertain. One method is to apply 2D 
image-analysis algorithms that use a 
photogalvanic effect to program ini-
tial state for quantum bits (qubits) 
embedded in the topological insu-
lator. According to ATECH’s Cum-
mings, the electronics industry is 
considering these 2D semiconductors 
as well as other new semiconductors 
with unique properties.
Nanophotonics
Photonic technology has obvious 
advantages for scalable communica-
tions, although using nanophotonics 
at subwavelength scale as a replace-
ment for computing and transistor 
technologies is problematic because of 
scale incompatibilities: available opti-
cal transistors have a low gain, and 
optical wavelengths are large com-
pared to current realizable photolitho-
graphic scales. 
Unlike standard electrical wires, 
which have a strong distance-depen-
dent energy cost, photonics’ energy 
costs are nearly independent of data 
distance, allowing them to overcome 
the wire-resistance limitation. Unfor-
tunately, although it has steadily 
decreased, the energy cost to activate 
the laser to send information over a 
photonic connection is still far higher 
than the wire cost.17 Even so, photonics 
will be essential in overcoming wire 
limits and the disparity in on-chip and 
off-chip communications costs.5 An 
effective high-gain optical transistor 
would make nanophotonics a com-
petitor in CMOS replacement, but the 
technology for a high-performance, 
optically controlled switch requires 
further development.
Biological and  
chemical computing 
Computing devices based on the ani-
mal brain aim to emulate the most 
complex machine known. The prin-
cipal challenges to biologically based 
computing devices include low gain, 
a poor signal-to-noise ratio, and exotic 
operating conditions. 
The search continues for a chemi-
cal switching mechanism that offers 
sufficient gain and noise rejection to 
compete with silicon. Good candidates 
exist, but in addition to requiring com-
plex operating environments, they are 
difficult to scale.
Society relies heavily on the benefits that Moore’s law pro-vides—cheap technology that 
continues to scale almost effortlessly. 
From this point, the energy cost of data 
movement will dominate both techni-
cal and economic issues because the 
energy cost to compute data is decreas-
ing faster than the cost to move it to 
computing operations. Increasing 
the use of parallelism in software 
is a short-term fix that will require 
massive commercial effort. Longer 
term, the current computation-cen-
tric model might need to give way to a 
data-centric model.
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Evolving technology in the Moore’s 
law vacuum will require an invest-
ment now in basic sciences, including 
materials science, to study candidate 
replacement materials and alterna-
tive device physics to foster continued 
technology scaling. Using the history 
of the silicon FinFET, it takes about 10 
years for an advance in basic device 
physics to reach mainstream use. Any 
new technology will require a long 
lead time and sustained R&D of one to 
two decades. Options abound, the race 
outcome is undecided, and the prize is 
invaluable. The winner not only will 
influence chip technology, but will 
define a new direction for the entire 
computing industry. 
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